Vertically-integrated nonvolatile memory devices having laterally-integrated ground select transistors

Abstract

Nonvolatile memory devices utilize vertically-stacked strings of nonvolatile memory cells (e.g., NAND-type strings) that can be selectively coupled to common source lines within a substrate. This selective coupling may be provided by lateral ground select transistors having different threshold voltages that account for different lateral spacings between the vertically-stacked strings of nonvolatile memory cells and the common source lines.

Claims

1 . A nonvolatile memory device, comprising: a first common source line of first conductivity type within a semiconductor substrate; a first NAND-type string of nonvolatile memory cells on the semiconductor substrate, said first NAND-type string comprising: a first vertically-stacked plurality of nonvolatile memory cells; a first ground select transistor electrically coupled in series with the first vertically-stacked plurality of nonvolatile memory cells; and a first lateral ground select transistor having a source terminal within said first common source line and a drain terminal electrically connected to a source terminal of the first ground select transistor; and a second NAND-type string of nonvolatile memory cells on the semiconductor substrate, said second NAND-type string comprising: a second vertically-stacked plurality of nonvolatile memory cells; a second ground select transistor electrically coupled in series with the second vertically-stacked plurality of nonvolatile memory cells; and a second lateral ground select transistor having a source terminal electrically connected to the drain terminal of the first lateral enhancement-mode ground select transistor and a drain terminal electrically connected to a source terminal of the second ground select transistor, said second lateral ground select transistor having a lower threshold voltage relative to the first lateral ground select transistor. 2 . The memory device of claim 1 , wherein said first common source line comprises a region of first conductivity type within a region of second conductivity type; and wherein a channel region of said first lateral ground select transistor is more heavily doped with second conductivity type dopants relative to a channel region of the second lateral ground select transistor. 3 . The memory device of claim 2 , wherein a net conductivity type of the channel region of the second lateral ground select transistor is of first conductivity type. 4 . The memory device of claim 2 , wherein the channel region of the second lateral ground select transistor comprises a region of first conductivity type. 5 . The memory device of claim 2 , wherein the channel region of the second lateral ground select transistor comprises a region of first conductivity type and a region of second conductivity type. 6 . A nonvolatile memory device, comprising: first and second common source lines of first conductivity type within a semiconductor substrate; a plurality of lateral ground select transistors electrically connected in series and having commonly-connected gate electrodes, said plurality of lateral ground select transistors comprising: a first lateral ground select transistor having a source terminal within said first common source line; a second lateral ground select transistor having a source terminal within said second common source line; and a third lateral ground select transistor having a threshold voltage lower than a threshold voltage of at least one of the first and second lateral ground select transistors; a first NAND-type string of vertically-stacked nonvolatile memory cells on the semiconductor substrate, said first NAND-type string comprising a first ground select transistor having a source terminal electrically connected to a drain terminal of the first lateral ground select transistor; a second NAND-type string of vertically-stacked nonvolatile memory cells on the semiconductor substrate, said second NAND-type string comprising a second ground select transistor having a source terminal electrically connected to a drain terminal of the second lateral ground select transistor; and a third NAND-type string of vertically-stacked nonvolatile memory cells on the semiconductor substrate, said third NAND-type string comprising a third ground select transistor having a source terminal electrically connected to a current carrying terminal of the third lateral ground select transistor. 7 . The memory device of claim 6 , wherein a net conductivity type of a channel region of the third lateral ground select transistor is of first conductivity type. 8 . The memory device of claim 6 , wherein a channel region of the third lateral ground select transistor comprises a region of first conductivity type. 9 . The memory device of claim 6 , wherein a channel region of the third lateral ground select transistor comprises a region of first conductivity type and a region of second conductivity type. 10 . A nonvolatile memory device comprising: a plurality of common source lines provided in a substrate having a first conductive type, extended in a first direction to be separated from each other, and having a second conductive type different from the first conductive type; a substrate channel region provided on the substrate between the common source lines, and comprising edge regions directly adjacent to the common source lines and a middle region between the edge regions; and a plurality of vertical channels vertically provided from the substrate channel region, wherein the edge regions have an impurity doping concentration different from the middle region. 11 . The nonvolatile memory device of claim 10 , wherein: the edge regions and the middle region have the first conductive type, and the impurity doping concentration of the edge regions is higher than that of the middle region. 12 . The nonvolatile memory device of claim 10 , wherein the middle region comprises: first regions contacting the vertical channels, and extended in the first direction, and a second region extended in the first direction between the first regions. 13 . The nonvolatile memory device of claim 12 , wherein: the first regions have the first conductive type of a first concentration lower than the impurity doping concentration of the edge regions, and the second region has the first conductive type of a second concentration lower than the first concentration. 14 . The nonvolatile memory device of claim 12 , wherein: the first regions have the first conductive type of a first concentration lower than the impurity doping concentration of the edge regions, and the second region has the second conductive type. 15 . The nonvolatile memory device of claim 10 , wherein the edge regions are provided between the common source lines and a vertical channel most adjacent to the common source lines. 16 . The nonvolatile memory device of claim 10 , wherein: the vertical channels are arranged in a matrix type based on the first direction and a second direction intersecting the first direction, and at least three vertical channels are arranged in the second direction, between the common source lines. 17 . The nonvolatile memory device of claim 16 , wherein the vertical channels arranged in the first direction are electrically coupled to one selection line extended in the first direction. 18 . The nonvolatile memory device of claim 10 , wherein the vertical channels directly adjacent to each other are alternately offset. 19 . The nonvolatile memory device of claim 18 , wherein the vertical channels, which are directly adjacent to each other and are alternately offset, are electrically coupled to one selection line extended in the first direction. 20 .- 23 . (canceled) 24 . The nonvolatile memory device of claim 23 , further comprising: a plurality of conductive patterns stacked on the substrate to be separated from each other, wherein the vertical channels pass through the conductive patterns; and an information storage layer provided between the vertical channels and the conductive patterns, wherein the substrate channel region serves as a lateral channel of a lowermost conductive pattern. 25 .- 28 . (canceled)
REFERENCE TO PRIORITY APPLICATION [0001] This U.S. non-provisional patent application is a continuation-in-part of U.S. patent application Ser. No. 12/701,246 filed Feb. 5, 2010, and claims priority under 35 U.S.C. §119 to Korean Patent Application No. 10-2010-0083682, filed on Aug. 27, 2010, the entire contents of which are hereby incorporated by reference. FIELD OF THE INVENTION [0002] The present disclosure herein relates to semiconductor devices and methods of forming same. BACKGROUND OF THE INVENTION [0003] To satisfy excellent performance and low cost, it is required to increase a degree of integration in semiconductor devices. Particularly, a degree of integration in memory devices is an important factor for determining the prices of products. In typical Two-Dimensional (2D) memory devices, a degree of integration is mainly determined in proportion to the occupied area of memory cells, which is affected by the level of fine pattern forming technology. However, since high-cost equipment is required for reducing pattern size, a degree of higher integration in 2D semiconductor memory devices may become limited. [0004] To overcome these limitations, Three-Dimensional (3D) memory devices including three-dimensionally arranged memory cells are being proposed. For mass production of the 3-D memory devices, however, a process technology which reduces manufacturing costs per bit relative to 2-D memory devices and realizes reliable product characteristic is required. SUMMARY OF THE INVENTION [0005] Nonvolatile memory devices according to embodiments of the invention utilize vertically-stacked strings of nonvolatile memory cells (e.g., NAND-type strings) that can be selectively coupled to common source lines within a substrate. This selective coupling may be provided by lateral ground select transistors having different threshold voltages that account for different lateral spacings between the vertically-stacked strings of nonvolatile memory cells and the common source lines. [0006] According to some of these embodiments of the invention, a nonvolatile memory device includes a first common source line of first conductivity type within a semiconductor substrate. A first NAND-type string of nonvolatile memory cells is provided on the semiconductor substrate. The first NAND-type string includes a first vertically-stacked plurality of nonvolatile memory cells and a first ground select transistor electrically coupled in series with the first vertically-stacked plurality of nonvolatile memory cells. A first lateral ground select transistor is also provided, which has a source terminal within the first common source line and a drain terminal electrically connected to a source terminal of the first ground select transistor. A second NAND-type string of nonvolatile memory cells is provided at a location on the semiconductor substrate that is adjacent to the first NAND-type string. The second NAND-type string includes a second vertically-stacked plurality of nonvolatile memory cells and a second ground select transistor electrically coupled in series with the second vertically-stacked plurality of nonvolatile memory cells. A second lateral enhancement-mode ground select transistor is provided, which has a source terminal electrically connected to the drain terminal of the first lateral enhancement-mode ground select transistor and a drain terminal electrically connected to a source terminal of the second ground select transistor. To maintain a relatively low series resistance between the second NAND-type string and the first common source line, the second lateral ground select transistor is configured to have a lower threshold voltage relative to the first lateral ground select transistor. [0007] According to additional embodiments of the invention, the first common source line includes a region of first conductivity type within a region (e.g., well region) of second conductivity type and a channel region of the first lateral ground select transistor is more heavily doped with second conductivity type dopants relative to a channel region of the second lateral ground select transistor. In some of these embodiments of the invention, a net conductivity type of the channel region of the second lateral ground select transistor is of first conductivity type. In alternative embodiments of the invention, channel region of the second lateral ground select transistor includes a region of first conductivity type and a region of second conductivity type. [0008] According to still further embodiments of the invention, a nonvolatile memory device includes first and second common source lines of first conductivity type within a semiconductor substrate. A plurality of lateral ground select transistors are also provided. These lateral ground select transistors are electrically connected in series and have commonly-connected gate electrodes. In particular, the plurality of lateral ground select transistors may include a first lateral ground select transistor having a source terminal within the first common source line and a second lateral ground select transistor having a source terminal within the second common source line. A third lateral ground select transistor is also provided, which has a threshold voltage lower than a threshold voltage of at least one of the first and second lateral ground select transistors. The memory device further includes first, second and third NAND-type strings of vertically-stacked nonvolatile memory cells on the semiconductor substrate. The first NAND-type string includes a first ground select transistor having a source terminal electrically connected to a drain terminal of the first lateral ground select transistor. The second NAND-type string includes a second ground select transistor having a source terminal electrically connected to a drain terminal of the second lateral ground select transistor. The third NAND-type string includes a third ground select transistor having a source terminal electrically connected to a current carrying terminal of the third lateral ground select transistor. BRIEF DESCRIPTION OF THE DRAWINGS [0009] The accompanying drawings are included to provide a further understanding of the inventive concept, and are incorporated in and constitute a part of this specification. The drawings illustrate exemplary embodiments of the inventive concept and, together with the description, serve to explain principles of the inventive concept. In the drawings: [0010] FIG. 1 is a block diagram illustrating a nonvolatile memory device according to embodiments of the inventive concept; [0011] FIG. 2 is a block diagram illustrating as an example of a memory cell array in FIG. 1 ; [0012] FIG. 3 is a perspective view of a memory block in FIGS. 1 and 2 ; [0013] FIG. 4 is an enlarged view of a portion A of FIG. 3 ; [0014] FIGS. 5 and 6 are circuit diagrams illustrating a memory block of a nonvolatile memory device according to an embodiment of the inventive concept; [0015] FIG. 7A is a cross-sectional view taken along line I-I′ of FIG. 3 , in an example of a nonvolatile memory device according to an embodiment of the inventive concept; [0016] FIG. 7B is a plan view illustrating disposition of impurity regions which are doped on a well, in an example of a nonvolatile memory device according to an embodiment of the inventive concept; [0017] FIG. 8A is a cross-sectional view taken along line I-I′ of FIG. 3 , in another example of a nonvolatile memory device according to an embodiment of the inventive concept; [0018] FIG. 8B is a plan view illustrating disposition of impurity regions which are doped on a well, in another example of a nonvolatile memory device according to an embodiment of the inventive concept; [0019] FIG. 9A is a cross-sectional view taken along line I-I′ of FIG. 3 ; [0020] FIG. 9B is a plan view illustrating disposition of impurity regions which are doped on a well; [0021] FIG. 10 is a perspective view illustrating a memory block of a nonvolatile memory device according to another embodiment of the inventive concept; [0022] FIGS. 11 and 12 are circuit diagrams illustrating a memory block of a nonvolatile memory device according to another embodiment of the inventive concept; [0023] FIG. 13A is a cross-sectional view taken along line II-II′ of FIG. 10 , in an example of a nonvolatile memory device according to another embodiment of the inventive concept; [0024] FIG. 13B is a plan view illustrating disposition of impurity regions which are doped on a well, in an example of a nonvolatile memory device according to another embodiment of the inventive concept; [0025] FIG. 14A is a cross-sectional view taken along line II-II′ of FIG. 10 , in another example of a nonvolatile memory device according to an embodiment of the inventive concept; [0026] FIG. 14B is a plan view illustrating disposition of impurity regions which are doped on a well, in another example of a nonvolatile memory device according to another embodiment of the inventive concept; [0027] FIG. 15A is a cross-sectional view taken along line II-II′ of FIG. 10 , in another example of a nonvolatile memory device according to another embodiment of the inventive concept; [0028] FIG. 15B is a plan view illustrating disposition of impurity regions which are doped on a well, in another example of a nonvolatile memory device according to another embodiment of the inventive concept; [0029] FIG. 16 is a perspective view illustrating a memory block of a nonvolatile memory device according to another embodiment of the inventive concept; [0030] FIGS. 17 and 18 are circuit diagrams illustrating a memory block of a nonvolatile memory device according to another embodiment of the inventive concept; [0031] FIG. 19A is a cross-sectional view taken along line III-III′ of FIG. 16 , in an example of a nonvolatile memory device according to another embodiment of the inventive concept; [0032] FIG. 19B is a plan view illustrating disposition of impurity regions which are doped on a well, in an example of a nonvolatile memory device according to another embodiment of the inventive concept; [0033] FIG. 19A is a cross-sectional view taken along line III-III′ of FIG. 16 , in another example of a nonvolatile memory device according to another embodiment of the inventive concept; [0034] FIG. 19B is a plan view illustrating disposition of impurity regions which are doped on a well, in another example of a nonvolatile memory device according to another embodiment of the inventive concept; [0035] FIG. 20A is a cross-sectional view taken along line III-III′ of FIG. 16 , in another example of a nonvolatile memory device according to another embodiment of the inventive concept; [0036] FIG. 20B is a plan view illustrating disposition of impurity regions which are doped on a well, in another example of a nonvolatile memory device according to another embodiment of the inventive concept; [0037] FIGS. 21A to 21F illustrate an example of a method of forming the nonvolatile memory device according to an embodiment of the inventive concept which will be described below with reference to FIG. 7B , and are cross-sectional views corresponding to line I-I′ of FIG. 3 ; [0038] FIGS. 22A to 22G illustrate another example of a method of forming the nonvolatile memory device according to an embodiment of the inventive concept which will be described below with reference to FIG. 8B , and are cross-sectional views corresponding to line I-I′ of FIG. 3 ; [0039] FIGS. 23A to 23G illustrate another example of a method of forming the nonvolatile memory device according to an embodiment of the inventive concept which will be described below with reference to FIG. 9B , and are cross-sectional views corresponding to line I-I′ of FIG. 3 ; [0040] FIG. 24 is a block diagram illustrating a memory system 1000 which includes a nonvolatile memory device according to embodiments of the inventive concept; [0041] FIG. 25 is a block diagram illustrating an application example of the memory system of FIG. 24 ; and [0042] FIG. 26 is a block diagram illustrating a computing system which includes the memory system of FIG. 25 . DETAILED DESCRIPTION OF THE EMBODIMENTS [0043] Exemplary embodiments of the inventive concept will be described below in more detail with reference to the accompanying drawings. The inventive concept may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the inventive concept to those skilled in the art. [0044] In embodiments of the inventive concept, an impurity-doped region may have a first conductive type or a second conductive type by doping a first conductive impurity ion and a second conductive impurity ion at different concentrations. The doping concentration of the impurity-doped region denotes a final conductive concentration with different conductive types offset. [0045] In the specification, it will be understood that when an element such as a layer, film, region, or substrate is referred to as being “on” another element, it can be directly on the other element or intervening elements may also be present. In the figures, the dimensions of layers and regions are exaggerated for clarity of illustration. Also, though terms like a first, a second, and a third are used to describe various regions and layers in various embodiments of the present invention, the regions and the layers are not limited to these terms. These terms are used only to discriminate one region or layer from another region or layer. Therefore, a layer referred to as a first layer in one embodiment can be referred to as a second layer in another embodiment. An embodiment described and exemplified herein includes a complementary embodiment thereof. In the specification, the term ‘and/or’ is used as meaning in which the term includes at least one of preceding and succeeding elements. Like reference numerals refer to like elements throughout. [0046] In this specification, a region is doped with different quantity of impurity ions including a first conductive type impurity ions and a second conductive type impurity ions such that the doped region has the first or second conductive type. The impurity doping concentration of the doped region represents final conductive type having an amount of the impurity ions that the first and second conductive type impurity ions are offset each other. [0047] Hereinafter, exemplary embodiments of the inventive concept will be described in detail with reference to the accompanying drawings. [0048] FIG. 1 is a block diagram illustrating a nonvolatile memory device according to embodiments of the inventive concept. Referring to FIG. 1 , a nonvolatile memory device according to embodiments of the inventive concept includes a memory cell array 10 , an address decoder 20 , a read/write circuit 30 , a data input/output circuit 40 , and a control logic 50 . The memory cell array 10 may be connected to the address decoder 20 through a plurality of word lines WL, and be connected to the read/write circuit 30 through a plurality of bit lines BL. The memory cell array 10 includes a plurality of memory cells. For example, the memory cell array 10 may store one or more bits in each cell. [0049] The address decoder 20 may be connected to the memory cell array 10 through the word lines WL. The address decoder 20 operates according to the control of the control logic 50 . The address decoder 20 may receive an address ADDR from the outside. The address decoder 20 decodes a row address among the received address ADDR to select a corresponding word line from among the word lines WL. Also, the address decoder 20 decodes a column address among the address ADDR and transfers the decoded column address to the read/write circuit 30 . For example, the address decoder 20 may include elements such as a row decoder, a column decoder and address buffer. [0050] The read/write circuit 30 may be connected to the memory cell array 10 through the bit line BL, and be connected to the data input/output circuit 40 through the data lines DL. The read/write circuit 30 may operate according to the control of the control logic 50 . The read/write circuit 30 receives the decoded column address from the address decoder 20 . The read/write circuit 30 selects a bit line BL using the decoded column address. For example, the read/write circuit 30 receives data from the data input/output circuit 40 and writes the received data in the memory cell array 10 . The read/write circuit 30 reads data from the memory cell array 10 and transfers the read data to the data input/output circuit 40 . The read/write circuit 30 reads data from a first storage region of the memory cell array 10 , and writes the read data in a second storage region of the memory cell array 10 . For example, the read/write circuit 30 may perform a copy-back operation. [0051] The read/write circuit 30 may include elements which include a page buffer (or a page register) and a column selection circuit. As another example, the read/write circuit 30 may include elements which include a sensing amplifier, a write driver and a column selection circuit. [0052] The data input/output circuit 40 may be connected to the read/write circuit 30 through the data lines DL. The data input/output circuit 40 operates according to the control of the control logic 50 . The data input/output circuit 40 exchanges data DATA with the outside. The data input/output circuit 40 transfers the data DATA to the read/write circuit 30 through the data lines DL. The data input/output circuit 40 outputs the data DATA, which is transferred from the read/write circuit 30 through the data lines DL, to the outside. For example, the data input/output circuit 40 may include an element such as a data buffer. [0053] The control logic 50 may be connected to the address decoder 20 , the read/write circuit 30 and the data input/output circuit 40 . The control logic 50 controls the operation of a 3D semiconductor device. The control logic 50 may operate in response to a control signal CTRL transferred from the outside. [0054] FIG. 2 is a block diagram illustrating as an example of the memory cell array 10 of FIG. 1 . Referring to FIG. 2 , the memory cell array 10 may include a plurality of memory blocks BLK 1 to BLKh. Each of the memory blocks BLK 1 to BLKh may have a 3D structure (or a vertical structure). For example, the each of the memory blocks BLK 1 to BLKh may include structures that are extended in first to third directions intersecting each other. For example, the each of the memory blocks BLK 1 to BLKh includes a plurality of cell strings that are extended in the third direction. [0055] FIG. 3 is a perspective view of the memory block which has been described above with reference to FIGS. 1 and 2 , and the nonvolatile memory device 100 according to an embodiment of the inventive concept will be described below with reference to FIG. 3 . Referring to FIG. 3 , a first conductive well 103 may be provided in a substrate 101 . A buffer dielectric layer 121 may be provided on the substrate 101 . The buffer dielectric layer 121 may be a silicon oxide layer. Insulation patterns 125 and conductive patterns, which are separated from each other by disposing the insulation patterns 125 , may be provided on the buffer dielectric layer 121 . The insulation patterns 125 may be a silicon oxide layer. The buffer dielectric layer 121 may be much thinner than the insulation patterns 125 . [0056] The conductive patterns may include a ground selection line GSL, string selection lines SSL 1 to SSL 3 , and word lines WL 0 to WL 3 therebetween. The conductive patterns may have a line shape extended in the first direction. The conductive patterns may include silicon, tungsten, metal nitrides or metal silicides that is/are doped. [0057] An isolation region 131 expanded in the first direction may be provided between the conductive patterns adjacent in the second direction. The isolation region 131 may be filled with an isolation pattern (not shown). The isolation pattern may be formed of silicon oxide. The common source lines CSL 1 and CSL 2 are provided in the well 103 under the isolation region 131 . The common source lines CSL 1 and CSL 2 may be separated from each other and extended in the first direction inside the well 103 . The common source lines CSL 1 and CSL 2 may have a second conductive type different from the first conductive type. [0058] A plurality of active pillars PL are provided to be connected to the well 103 of the substrate 101 through the conductive patterns GSL, WL 0 to WL 3 and SSL 1 to SSL 3 , as illustrated by FIG. 4 . The active pillars PL may have a long axis that is vertically extended from the substrate 101 (i.e., that is extended in the third direction). The active pillars PL may include a semiconductor material. The active pillars PL may have a solid cylinder shape or a hollow cylinder shape (for example, a macaroni shape). The internal portions of the macaroni-shaped active pillars may be filled with the filling insulation layer 129 . The filling insulation layer 129 may be formed of silicon oxide. In one aspect of the inventive concept, the active pillars PL and the substrate 101 may be a semiconductor having a continuous structure. The active pillars PL may be a single crystal semiconductor. In another aspect of the inventive concept, the active pillars PL and the substrate 101 may have a discontinuous interface. The active pillars PL may be a semiconductor having a poly-crystal or amorphous structure. The active pillars PL may include a body part adjacent to the substrate 101 , and a drain region D separated from the substrate 101 in an upper portion of the active pillar PL. The body part may have the first conductive type, and the drain region D may have a second conductive type different from the first conductive type. [0059] One ends (i.e., the body part) of the active pillars PL may be connected to the well 103 of the substrate 101 , and other ends (i.e., the drain region) of the active pillars PL be connected to the bit line BL through bit line contact 141 . The bit line BL may be extended in the second direction. The active pillars Ph may be arranged in a matrix type along the first and second directions. Therefore, intersection points between the word lines WL 0 to WL 3 and the active pillars PL are distributed three-dimensionally. The memory cells MC of the nonvolatile memory device 100 according to an embodiment of the inventive concept are provided in the three-dimensionally distributed intersection points. At least three active pillars PL may be arranged in the second direction between the first and second common source lines CSL 1 and CSL 2 and be connected to one bit line BL in common. [0060] The first to third string selection lines SSL 1 to SSL 3 are electrically coupled with the active pillars PL arranged in the first direction between the first and second common source lines CSL 1 and CSL 2 . [0061] An information storage layer 135 may be provided between the word lines WL 0 to WL 3 and the active pillars PL. The information storage layer 135 may be extended to the tops and bottoms of the word lines. FIG. 4 is an enlarged view of a portion A of FIG. 3 . Referring to FIG. 4 , the information storage layer 135 may include a blocking insulation layer 135 c adjacent to the word lines WL 0 to WL 3 , a tunnel insulation layer 135 a adjacent to the active pillars PL, and a charge storage layer 135 b therebetween. The blocking insulation layer 135 c may include a high dielectric layer (for example, aluminum oxide or hafnium oxide). The blocking insulation layer 135 c may be a multi-layer that is configured with a plurality of thin films. For example, the blocking insulation layer 135 c may include aluminum oxide and silicon oxide, and a stacked order between the aluminum oxide and the silicon oxide may be various. The charge storage layer 135 b may be an insulation layer including a charge trap layer or a conductive nano particle. The charge trap layer, for example, may include silicon nitride. The tunnel insulation layer 135 a may include silicon oxide. [0062] FIGS. 5 and 6 are circuit diagrams illustrating a memory block of a nonvolatile memory device according to an embodiment of the inventive concept. Referring to FIG. 5 , a nonvolatile memory device 100 according to an embodiment of the inventive concept may include a bit line BL, a plurality of word lines WL 0 to WL 3 , a plurality of string selection lines SSL 1 to SSL 3 , a ground selection line GSL, a first common source line CSL 1 and a second common source line CSL 2 . A plurality of cell strings CSTR 1 to CSTR 3 are provided between the bit line BL and the first and second common source lines CSL 1 and CSL 2 . [0063] One cell string may include a string selection transistor SST connected to the bit line BL, a ground selection transistor GST connected to the first and second common source lines CSL 1 and CSL 2 , and a plurality of memory cells MC provided between the string selection transistor SST and the ground selection transistor GST. The memory cells MC are provided at one active pillar. The gate of the ground selection transistor GST is connected to the ground selection line GSL. The gates of the memory cells MC are connected to the word lines WL 0 to WL 3 . The string selection transistor SST may be in plurality. The gates of string selection transistors arranged in the first direction are connected to one of the string selection lines SSL 1 to SSL 3 , and the drains of a plurality of string selection transistors arranged in the second direction are connected to the bit line BL. [0064] Each of the cell strings CSTR 1 to CSTR 3 may have a structure in which the memory cells MC are connected in series. Therefore, the channels of the string selection transistors SST, the channels of the ground selection transistors GST and the channels of the memory cells MC may be connected in series. [0065] Lateral transistors may be provided in the well 103 of the substrate 101 between the first and second common source lines CSL 1 and CSL 2 . The lateral transistors may include first to fourth lateral transistors LTR 1 to LTR 4 that are connected in series. The gates of the first to fourth lateral transistors LTR 1 to LTR 4 are connected to the ground selection line GSL. That is, the ground selection transistor GST and the first to fourth lateral transistors LTR 1 to LTR 4 may share a gate. [0066] Referring to FIGS. 5 and 6 , three cell strings, for example, first to third cell strings CSTR 1 to CSTR 3 may be connected to one bit line BL in common and be provided between the first and second common source lines CSL 1 and CSL 2 . [0067] The sources of the three cell strings may be connected between the first and second lateral transistors LTR 1 and LTR 2 , between the second and third lateral transistors LTR 2 and LTR 3 , between the third and fourth lateral transistors LTR 3 and LTR 4 , respectively. The first and fourth lateral transistors LTR 1 and LTR 4 may have a first threshold voltage Vth 1 , and the second and third lateral transistors LTR 2 and LTR 3 may have a second threshold voltage Vth 2 . The second threshold voltage Vth 2 is lower than the first threshold voltage Vth 1 . [0068] Most quantity of a current I passing through the first cell string CSTR 1 may flow to the first common source line CSL 1 through the first lateral transistor LTR 1 . The remain quantity of the current I passing through the first cell string CSTR 1 may flow to the second common source line CSL 2 through the second to fourth lateral transistors LTR 2 to LTR 4 . A current I passing through the second cell string CSTR 2 may flow to the first common source line CSL 1 through the first and second lateral transistors LTR 1 and LTR 2 , and flow to the second common source line CSL 2 through the third and fourth lateral transistors LTR 3 and LTR 4 . Most quantity of a current I passing through the third cell string CSTR 3 may flow to the second common source line CSL 2 through the fourth lateral transistor LTR 4 . The remain quantity of the current I passing through the third cell string CSTR 3 may flow to the first common source line CSL 1 through the first to third lateral transistors LTR 1 to LTR 3 . As the second threshold voltage Vth 2 is controlled to less than the first threshold voltage Vth 1 , a difference between currents I passing through the cell strings can decrease. [0069] FIGS. 7A and 7B illustrate an example of the nonvolatile memory device 100 according to an embodiment of the inventive concept. FIG. 7A is a cross-sectional view taken along line I-I′ of FIG. 3 . FIG. 7B is a plan view illustrating disposition of impurity regions which are doped on a well. Referring to FIGS. 7A and 7B , a substrate channel region 110 is provided in the well 103 between the first and second common source lines CSL 1 and CSL 2 . The substrate channel region 110 may include edge regions 111 that are adjacent to the first and second common source lines CSL 1 and CSL 2 and extended in the first direction, and a middle region 112 between the edge regions 111 . The edge regions 111 may be provided between the first and second common source lines CSL 1 and CSL 2 and active pillars most adjacent to the first and second common source lines CSL 1 and CSL 2 . [0070] The edge regions 111 and the middle region 112 may have the first conductive type. The edge regions 111 may have a first impurity doping concentration, and the middle region 112 may have a second impurity doping concentration lower than the first impurity doping concentration. The active pillars PL may contact the middle region 112 . As illustrated by FIGS. 6 , 7 A and 7 B, the first to fourth lateral transistors LTR 1 to LTR 4 , which use the ground selection line GSL as a gate, may be provided in the substrate channel region 110 . The first and fourth lateral transistors LTR 1 and LTR 4 use the edge regions 111 as a channel. The second and third lateral transistors LTR 2 and LTR 3 use the middle region 112 as a channel. [0071] The first and fourth lateral transistors LTR 1 and LTR 4 of the edge regions 111 may have a first threshold voltage Vth 1 . The second and third lateral transistors LTR 2 and LTR 3 of the middle region 112 may have a second threshold voltage Vth 2 . Based on the above-described doping profile, the second threshold voltage Vth 2 may be lower than the first threshold voltage Vth 1 . Therefore, a first current I 1 from active pillars PL electrically coupled to the first and third string selection transistors SSL 1 and SSL 3 to a common source line just adjacent to the active pillars PL may be the substantially same as a second current I 2 from active pillars PL electrically coupled to the second string selection transistors SSL 2 to the common source lines. A current from active pillars PL electrically coupled to the first to third string selection transistors SSL 1 to SSL 3 to a common source line that is not just adjacent to the active pillars PL may be lower by a minimal degree. [0072] In contrast, if the impurity doping concentration of the edge regions 111 is the same as that of the middle region 112 , the second current I 2 will be lower than the first current I 1 . This is because a second distance from active pillars PL coupled to the second string selection transistors SSL 2 to the common source lines CSL 1 and CSL 2 is greater than a first distance from active pillars PL coupled to the first and third string selection transistors SSL 1 and SSL 3 to the common source lines CSL 1 and CSL 2 . [0073] Due to the high concentration doping of the first conductive impurities of the edge regions 111 , the current off characteristic of the ground selection line GSL is maintained, the influence of the second conductive impurity ion of the common source lines CSL 1 and CSL 2 being diffused into the middle region 112 can be reduced. Due to the low concentration doping of the first conductive impurities of the middle region 112 , a cell current dispersion between active pillars that are separated by the first distance from the common source lines and active pillars that are separated by the second distance greater than the first distance from the common source lines can decrease. [0074] FIGS. 8A and 8B illustrate another example of the nonvolatile memory device 100 according to an embodiment of the inventive concept. FIG. 8A is a cross-sectional view taken along line I-I′ of FIG. 3 . FIG. 8B is a plan view illustrating disposition of impurity regions which are doped on a well. Repetitive description on the same technical feature as that of FIGS. 7A and 7B will be omitted, and only a difference will be described below. [0075] Referring to FIGS. 8A and 8B , the edge regions 111 may be edge regions 111 having the first conductive type. The middle region 112 may have second impurity doping regions 116 having the first conductive type, and third impurity regions 117 . The edge regions 111 may have a first impurity doping concentration, and the second impurity regions 116 may have a second impurity doping concentration lower than the first impurity doping concentration. The third impurity regions 117 may have the second conductive type. On the other hand, the third impurity regions 117 may have the first conductive type, and a third impurity doping concentration lower than the second impurity doping concentration. The active pillars PL may contact the second impurity regions 116 . The second impurity regions 116 may be extended in the second direction in which the active pillars PL are arranged. The third impurity regions 117 may be provided between the second impurity regions 116 . [0076] FIGS. 6 , 8 A and 8 B, the first to fourth lateral transistors LTR 1 to LTR 4 using the ground selection line GSL as a gate may be provided in the substrate channel region 110 . The first and fourth lateral transistors LTR 1 and LTR 4 may use the edge regions 111 as a channel. The second and third lateral transistors LTR 2 and LTR 3 may use the third impurity regions 117 as a channel. [0077] The first and fourth lateral transistors LTR 1 and LTR 4 of the edge regions 111 may have a first threshold voltage Vth 1 . The second and third lateral transistors LTR 2 and LTR 3 of the middle region 112 may have a second threshold voltage Vth 2 . Based on the above-described doping profile, the second threshold voltage Vth 2 may be lower than the first threshold voltage Vth 1 . The second threshold voltage Vth 2 may be lower than that of the example which has been described above with reference to FIGS. 7A and 7B . Therefore, a first current I 1 from active pillars PL electrically coupled to the first and third string selection transistors SSL 1 and SSL 3 to a common source line just adjacent to the active pillars PL may be the substantially same as a second current I 2 from active pillars PL electrically coupled to the second string selection transistors SSL 2 to the common source lines. [0078] FIGS. 9A and 9B illustrate another example of the nonvolatile memory device 100 according to an embodiment of the inventive concept. FIG. 9A is a cross-sectional view taken along line I-I′ of FIG. 3 . FIG. 9B is a plan view illustrating disposition of impurity regions which are doped on a well. Repetitive description on the same technical feature as that of FIGS. 8A and 8B will be omitted, and only a difference will be described below. [0079] Referring to FIGS. 9A and 9B , the edge regions 111 may be edge regions 111 having the first conductive type. The middle region 112 may have second impurity doping regions 116 having the first conductive type, and third impurity regions 117 . The edge regions 111 may have a first impurity doping concentration, and the second impurity regions 116 may have a second impurity doping concentration lower than the first impurity doping concentration. On the other hand, the third impurity regions 117 may have the second conductive type. The third impurity regions 117 may have the first conductive type, and a third impurity doping concentration lower than the second impurity doping concentration. [0080] The edge regions 111 and the second impurity regions 116 just adjacent to the edge regions 111 may be coupled and be provided to overlap with the first and third string selection lines SSL 1 and SSL 3 . The other of the second impurity regions 116 may be provided to overlap with the second string selection line SSL 2 . The second impurity region 116 may have a width broader than that of the other example which has been described above with reference to FIG. 8B . The third impurity regions 117 may be provided between the second impurity regions 116 . The third impurity regions 117 may overlap with a separated space between the string selection lines SSL 1 to SSL 3 . [0081] The first and fourth lateral transistors LTR 1 and LTR 4 may use the edge regions 111 as a channel. The second and third lateral transistors LTR 2 and LTR 3 may use the second and third impurity regions 117 as a channel. [0082] FIG. 10 is a perspective view of the memory block which has been described above with reference to FIGS. 1 and 2 , and a nonvolatile memory device 200 according to another embodiment of the inventive concept will be described below with reference to FIG. 10 . Repetitive description on the same technical feature as that of FIGS. 3 and 4 will be omitted, and only a difference will be described below. [0083] Referring to FIG. 10 , a first conductive well 103 may be provided in a substrate 101 . A buffer dielectric layer 121 may be provided on the substrate 101 . Insulation patterns 125 and conductive patterns, which are separated from each other by disposing the insulation patterns, may be provided on the buffer dielectric layer 121 . The buffer dielectric layer 121 may be much thinner than the insulation patterns 125 . [0084] The conductive patterns may include a ground selection line GSL, string selection lines SSL 1 and SSL 2 , and word lines WL 0 to WL 3 therebetween. The conductive patterns may have a line shape extended in the first direction. [0085] An isolation region 131 extended in the first direction may be provided between the conductive patterns adjacent in the second direction. The common source lines CSL 1 and CSL 2 are provided in the well 103 under the isolation region 131 . The common source lines CSL 1 and CSL 2 may be separated from each other and be extended in the first direction inside the well 103 . The common source lines CSL 1 and CSL 2 may have a second conductive type different from the first conductive type. [0086] A plurality of active pillars PL are provided to be connected to the well 103 of the substrate 101 through the conductive patterns GSL, WL 0 to WL 3 and SSL 1 to SSL 3 . The active pillars PL may have a long axis that is vertically extended from the substrate 101 . (i.e., that is extended in the third direction). [0087] The active pillars PL are just adjacent and arranged to be alternately offset. The active pillars PL, which are just adjacent and are alternately offset, are arranged to be offset to each other in the second direction. For example, the active pillars PL may be arranged at first distances D in the first direction. The first distance D may be two times greater than the size F of the active pillars PL (i.e., D=2F). The active pillars PL may include first active pillars PL 1 of a first line in the first direction, and second active pillars PL 2 of a second line in the first direction, wherein the second active pillars PL 2 are adjacent to the first line in the second direction. The second active pillars PL 2 may be shifted by F (i.e., D/2) in the first direction from the first active pillars PL 1 . As illustrated in FIG. 10 , the first and second active pillars PL 1 and PL 2 may be alternately provided in the second direction. [0088] The first and second active pillars PL 1 and PL 2 may be connected to different bit lines. The bit lines may include first and second bit lines BL 1 and BL 2 . The first bit line BL 1 , for example, may connect the first active pillars PL 1 and be extended in the second direction. The second bit line BL 2 , for example, may connect the second active pillars PL 2 and be extended in the second direction. [0089] A plurality of active pillars, which are just adjacent and are alternately offset, may be electrically coupled to one string selection line extended in the first direction. Two string selection lines SSL 1 and SSL 2 may be provided between the first and second common source lines CSL 1 and CSL 2 . [0090] FIGS. 11 and 12 are circuit diagrams illustrating a memory block of a nonvolatile memory device according to another embodiment of the inventive concept. Repetitive description on the same technical feature as that of FIGS. 5 and 6 will be omitted, and only a difference will be described below. [0091] Referring to FIG. 11 , a nonvolatile memory device 200 according to another embodiment of the inventive concept may include a bit line BL, a plurality of word lines WL 0 to WL 3 , a plurality of string selection lines SSL 1 to SSL 3 , a ground selection line GSL, a first common source line CSL 1 and a second common source line CSL 2 . The bit line may include first and second bit lines BL 1 and BL 2 which are adjacent to each other and extended in the second direction. A plurality of cell strings CSTR 1 to CSTR 4 are provided between the bit line BL and the first and second common source lines CSL 1 and CSL 2 . [0092] One cell string may include a string selection transistor SST connected to the bit line BL, a ground selection transistor GST connected to the first and second common source lines CSL 1 and CSL 2 , and a plurality of memory cells MC provided between the string selection transistor SST and the ground selection transistor GST. The memory cells MC are provided at one active pillar. The gate of the ground selection transistor GST is connected to the ground selection line GSL. The gates of the memory cells MC are connected to the word lines WL 0 to WL 3 . [0093] Lateral transistors may be provided in the well 103 of the substrate 101 between the first and second common source lines CSL 1 and CSL 2 . The lateral transistors may include first to fifth lateral transistors LTR 1 to LTR 5 that are connected in series. The gates of the first to fifth lateral transistors LTR 1 to LTR 5 are connected to the ground selection line GSL. That is, the ground selection transistor GST and the first to fifth lateral transistors LTR 1 to LTR 5 may share a gate. [0094] Two cell strings, for example, the first and third cell strings CSTR 1 and CSTR 3 may be connected to the first bit line BL 1 in common. Other two cell strings, for example, the two and fourth cell strings CSTR 2 and CSTR 4 may be connected to the second bit line BL 2 in common. The first to fourth cell strings CSTR 1 to CSTR 4 may be provided between the first and second common source lines CSL 1 and CSL 2 . Two cell strings, for example, the first and second cell strings CSTR 1 and CSTR 2 may be connected to the first string selection SSL 1 in common. Other two cell strings, for example, the third and fourth cell strings CSTR 3 and CSTR 4 may be connected to the second string selection line SSL 2 in common. [0095] Referring to FIGS. 11 and 12 , the sources of the first to fourth cell strings CSTR 1 to CSTR 4 may be connected between the first and second lateral transistors LTR 1 and LTR 2 , between the second and third lateral transistors LTR 2 and LTR 3 , between the third and fourth lateral transistors LTR 3 and LTR 4 , and between the fourth and fifth lateral transistors LTR 4 and LTR 5 , respectively. The first and fifth lateral transistors LTR 1 and LTR 5 may have a first threshold voltage Vth 1 , the second and fourth lateral transistors LTR 2 and LTR 4 may have a second threshold voltage Vth 2 , and the third lateral transistor LTR 3 may have a third threshold voltage Vth 3 . The second and third threshold voltages Vth 2 and Vth 3 may be lower than the first threshold voltage Vth 1 . The third threshold voltage Vth 3 may be equal to or lower than the second threshold voltage Vth 2 . [0096] Most quantity of a current I passing through the first cell string CSTR 1 may flow to the first common source line CSL 1 through the first lateral transistor LTR 1 . The remain quantity of the current I passing through the first cell string CSTR 1 may flow to the second common source line CSL 2 through the second to fifth lateral transistors LTR 2 to LTR 5 . Most quantity of a current I passing through the second cell string CSTR 2 may flow to the first common source line CSL 1 through the first and second lateral transistors LTR 1 and LTR 2 . The remain quantity of the current I passing through the second cell string CSTR 2 may flow to the second common source line CSL 2 through the third to fifth lateral transistors LTR 3 to LTR 5 . Most quantity of a current I passing through the third cell string CSTR 3 may flow to the second common source line CSL 2 through the fourth and fifth lateral transistors LTR 4 and LTR 5 . The remain quantity of the current I passing through the third cell string CSTR 3 may flow to the first common source line CSL 1 through the first to third lateral transistors LTR 1 to LTR 3 . Most quantity of a current I passing through the fourth cell string CSTR 4 may flow to the second common source line CSL 2 through the fifth lateral transistor LTR 5 . The remain quantity of the current I passing through the fourth cell string CSTR 4 may flow to the first common source line CSL 1 through the first to fourth lateral transistors LTR 1 to LTR 4 . [0097] As the second and third threshold voltages Vth 2 and Vth 3 are controlled to less than the first threshold voltage Vth 1 , a difference between currents I passing through the cell strings can decrease. [0098] According to another embodiment of the inventive concept, moreover, the area of a memory cell is 5F 2 , and thus a degree of integration can increase. The number of bit lines selected by one string selection line, i.e., a page size can increase by two times compared to a typical nonvolatile memory device. Therefore, the nonvolatile memory device 200 according to another embodiment of the inventive concept can increase a programming and reading speed by two times compared to the typical nonvolatile memory device. The nonvolatile memory device 200 according to another embodiment of the inventive concept can decrease the number of control lines for controlling string selection lines by half compared to the typical nonvolatile memory device. [0099] FIGS. 13A and 13B illustrate an example of the nonvolatile memory device 200 according to another embodiment of the inventive concept. FIG. 13A is a cross-sectional view taken along line II-II′ of FIG. 10 . FIG. 13B is a plan view illustrating disposition of impurity regions which are doped on a well. [0100] Referring to FIGS. 13A and 13B , a substrate channel region 110 is provided in the well 103 between the first and second common source lines CSL 1 and CSL 2 . The substrate channel region 110 may include edge regions 111 that are adjacent to the first and second common source lines CSL 1 and CSL 2 and extended in the first direction, and a middle region 112 between the edge regions 111 . The edge regions 111 may be provided between the first and second common source lines CSL 1 and CSL 2 and active pillars most adjacent to the first and second common source lines CSL 1 and CSL 2 . [0101] The edge regions 111 and the middle region 112 may have the first conductive type. The edge regions 111 may have a first impurity doping concentration, and the middle region 112 may have a second impurity doping concentration lower than the first impurity doping concentration. The active pillars PL may contact the middle region 112 . [0102] FIGS. 12 , 13 A and 13 B, the first to fifth lateral transistors LTR 1 to LTR 5 using the ground selection line GSL as a gate may be provided in the substrate channel region 110 . The first and fifth lateral transistors LTR 1 and LTR 5 use the edge regions 111 as a channel. The second to forth lateral transistors LTR 2 to LTR 4 use the middle region 112 as a channel. [0103] The first and fifth lateral transistors LTR 1 and LTR 5 of the edge regions 111 may have a first threshold voltage Vth 1 . The second and fourth lateral transistors LTR 2 and LTR 4 of the middle region 112 may have a second threshold voltage Vth 2 . The third lateral transistors LTR 3 of the middle region 112 may have a third threshold voltage Vth 3 . Based on the above-described doping profile, the second threshold voltage Vth 2 may be the same as the third threshold voltage Vth 3 . The second and third threshold voltages Vth 2 and Vth 3 may be lower than the first threshold voltage Vth 1 . [0104] Therefore, a first current I 1 from active pillars PL, which are separated by a first distance from the common source lines CSL 1 and CSL 2 , to a common source line just adjacent to the active pillars PL may be the substantially same as a second current I 2 from active pillars PL, which are separated by a second distance greater than the first distance from the common source lines CSL 1 and CSL 2 , to a common source line adjacent to the active pillars PL. A current from the active pillars PL to a common source line that is not just adjacent to the active pillars PL may be low by an ignorable degree. [0105] If the impurity doping concentration of the edge regions 111 is the same as that of the middle region 112 , the second current I 2 is inevitably lower than the first current I 1 . This is because a second distance from active pillars PL, which are not just adjacent to the edge regions 111 , to the common source lines CSL 1 and CSL 2 is greater than a first distance from active pillars PL just adjacent to the edge regions 111 to the common source lines CSL 1 and CSL 2 . [0106] Due to the high concentration doping of the first conductive impurities of the edge regions 111 , the current off characteristic of the ground selection line GSL is maintained, the influence of the second conductive impurity ion of the common source lines CSL 1 and CSL 2 being diffused into the middle region 112 can be reduced. Due to the low concentration doping of the first conductive impurities of the middle region 112 , a cell current dispersion between active pillars that are separated by the first distance from the common source lines and active pillars that are separated by the second distance greater than the first distance from the common source lines can decrease. [0107] FIGS. 14A and 14B illustrate another example of the nonvolatile memory device 200 according to another embodiment of the inventive concept. FIG. 14A is a cross-sectional view taken along line II-II′ of FIG. 10 . FIG. 14B is a plan view illustrating disposition of impurity regions which are doped on a well. Repetitive description on the same technical feature as that of FIGS. 13A and 13B will be omitted, and only a difference will be described below. [0108] Referring to FIGS. 14A and 14B , the edge regions 111 may be edge regions 111 having the first conductive type. The middle region 112 may have second impurity doping regions 116 having the first conductive type, and third impurity regions 117 . The edge regions 111 may have a first impurity doping concentration, and the second impurity regions 116 may have a second impurity doping concentration lower than the first impurity doping concentration. The third impurity regions 117 may have the second conductive type. On the other hand, the third impurity regions 117 may have the first conductive type, and a third impurity doping concentration lower than the second impurity doping concentration. The active pillars PL may contact the second impurity regions 116 . The second impurity regions 116 may be extended in the second direction in which the active pillars PL are arranged. The third impurity regions 117 may be provided between the second impurity regions 116 . [0109] FIGS. 10 , 14 A and 14 B, the first to fifth lateral transistors LTR 1 to LTR 5 using the ground selection line GSL as a gate may be provided in the substrate channel region 110 . The first and fifth lateral transistors LTR 1 and LTR 5 may use the edge regions 111 as a channel. The second to fourth lateral transistors LTR 2 to LTR 4 may use the third impurity regions 117 as a channel. [0110] The second and fourth lateral transistors LTR 2 and LTR 4 of the middle region 112 may have a second threshold voltage Vth 2 . The third lateral transistor LTR 3 of the middle region 112 may have a third threshold voltage Vth 3 . Based on the above-described doping profile, the second threshold voltage Vth 2 may be similar to the third threshold voltage Vth 3 . The second and third threshold voltages Vth 2 and Vth 3 may be lower than the first threshold voltage Vth 1 . The second and third threshold voltages Vth 2 and Vth 3 may be lower than that of the example which has been described above with reference to FIGS. 13A and 13B . The second to fourth lateral transistors LTR 2 to LTR 4 may always have a normally-on state. [0111] FIGS. 15A and 15B illustrate another example of the nonvolatile memory device 200 according to another embodiment of the inventive concept. FIG. 15A is a cross-sectional view taken along line II-II′ of FIG. 10 . FIG. 15B is a plan view illustrating disposition of impurity regions which are doped on a well. Repetitive description on the same technical feature as that of FIGS. 14A and 14B will be omitted, and only a difference will be described below. [0112] Referring to FIGS. 15A and 15B , the edge regions 111 may have the first conductive type. The middle region 112 may have second impurity doping regions 116 having the first conductive type, and a third impurity region 117 . The edge regions 111 may have a first impurity doping concentration, and the second impurity regions 116 may have a second impurity doping concentration lower than the first impurity doping concentration. The third impurity region 117 may have the second conductive type. On the other hand, the third impurity region 117 may have the first conductive type, and a third impurity doping concentration lower than the second impurity doping concentration. [0113] The second impurity regions 116 may be provided to overlap with the string selection lines SSL 1 to SSL 3 . The third impurity region 117 may be provided between the second impurity regions 116 . The third impurity region 117 may overlap with a separated space between the string selection lines SSL 1 and SSL 2 . [0114] FIGS. 16 , 15 A and 15 B, the first to fifth lateral transistors LTR 1 to LTR 5 using the ground selection line GSL as a gate may be provided in the substrate channel region 110 . The first and fifth lateral transistors LTR 1 and LTR 5 may use the edge regions 111 as a channel. The second and fourth lateral transistors LTR 2 and LTR 4 may use the second impurity regions 116 as a channel. The third lateral transistor LTR 3 may use the second and third impurity regions 116 and 117 as a channel. [0115] The first and fifth lateral transistors LTR 1 and LTR 5 of the edge regions 111 may have a first threshold voltage Vth 1 . The second and fourth lateral transistors LTR 2 and LTR 4 of the middle region 112 may have a second threshold voltage Vth 2 . The third lateral transistors LTR 3 of the middle region 112 may have a third threshold voltage Vth 3 . Based on the above-described doping profile, the second threshold voltage Vth 2 may be lower than the first threshold voltage Vth 1 . The third threshold voltage Vth 3 may be lower than the second threshold voltage Vth 2 . [0116] FIG. 16 is a perspective view of the memory block which has been described above with reference to FIGS. 1 and 2 , and a nonvolatile memory device 300 according to another embodiment of the inventive concept will be described below with reference to FIG. 16 . Repetitive description on the same technical feature as that of FIGS. 3 and 4 will be omitted, and only a difference will be described below. [0117] Referring to FIG. 16 , a first conductive well 103 may be provided in a substrate 101 . A buffer dielectric layer 121 may be provided on the substrate 101 . Insulation patterns 125 and conductive patterns, which are separated from each other by disposing the insulation patterns, may be provided on the buffer dielectric layer 121 . The buffer dielectric layer 121 may be much thinner than the insulation patterns 125 . [0118] The conductive patterns may include a ground selection line GSL, a string selection line SSL, and word lines WL 0 to WL 3 therebetween. The conductive patterns may have a line shape extended in the first direction. [0119] An isolation region 131 expanded in the first direction may be provided between the conductive patterns adjacent in the second direction. The common source lines CSL 1 and CSL 2 are provided in the well 103 under the isolation region 131 . The common source lines CSL 1 and CSL 2 may be separated from each other and be extended in the first direction inside the well 103 . The common source lines CSL 1 and CSL 2 may have a second conductive type different from the first conductive type. [0120] A plurality of active pillars PL are provided to be connected to the well 103 of the substrate 101 through the conductive patterns GSL, WL 0 to WL 3 and SSL 1 to SSL 3 . The active pillars PL may have a long axis that is vertically extended from the substrate 101 . (i.e., that is extended in the third direction). [0121] The active pillars PL are just adjacent and arranged to be alternately offset. The active pillars PL, which are just adjacent and are alternately offset, are arranged to be offset to each other in the first direction. For example, the active pillars PL may be arranged at first distances D along a plurality of lines in the first direction. The first distance D may be two times greater than the size F of the active pillars PL (i.e., D=2F). In FIG. 16 , for convenience, the first distance D is exaggeratedly illustrated. The active pillars PL may include first active pillars PL 1 of a first line in the first direction, second active pillars PL 2 of a second line in the first direction, and third active pillars PL 3 of a third line in the first direction, wherein the second active pillars PL 2 are separated from and adjacent to the first line, and the third active pillars PL 3 are separated from and adjacent to the third line. The second active pillars PL 2 may be shifted by 2F/3 (i.e., D/3) in the first direction from the first active pillars PL 1 . The third active pillars PL 3 may be shifted by 2F/3 (i.e., D/3) in the first direction from the second active pillars PL 2 . As illustrated in FIG. 16 , the first to third active pillars PL 1 to PL 3 may be repeatedly provided in the second direction intersecting the first direction. Other active pillars, which are shifted by 2F/3 (i.e., D/3) in the first direction from the third active pillars PL 3 , may be aligned with the first active pillars PL 1 in the first direction. [0122] The first to third active pillars PL 1 to PL 3 may be connected to different bit lines. The bit lines may include first to third bit lines BL 1 to BL 3 . The first bit line BL 1 , for example, may connect the first active pillars PL 1 and be extended in the second direction. The second bit line BL 2 , for example, may connect the second active pillars PL 2 and be extended in the second direction. The third bit line BL 3 , for example, may connect the third active pillars PL 3 and be extended in the second direction. [0123] A plurality of active pillars, which are just adjacent and are alternately offset, may be electrically coupled to one string selection line extended in the first direction. One string selection line SSL may be provided between the first and second common source lines CSL 1 and CSL 2 . [0124] FIGS. 17 and 18 are circuit diagrams illustrating a memory block of a nonvolatile memory device according to another embodiment of the inventive concept. Repetitive description on the same technical feature as that of FIGS. 5 and 6 will be omitted, and only a difference will be described below. [0125] Referring to FIG. 17 , a nonvolatile memory device 300 according to another embodiment of the inventive concept may include a bit line, a plurality of word lines WL 0 to WL 3 , a plurality of string selection lines SSL 1 to SSL 3 , a ground selection line GSL, a first common source line CSL 1 and a second common source line CSL 2 . The bit line may include first and second bit lines BL 1 and BL 2 which are adjacent to each other and extended in the second direction. A plurality of cell strings CSTR 1 to CSTR 3 are provided between the bit line and the first and second common source lines CSL 1 and CSL 2 . [0126] One cell string may include a string selection transistor SST connected to the bit line, a ground selection transistor GST connected to the first and second common source lines CSL 1 and CSL 2 , and a plurality of memory cells MC provided between the string selection transistor SST and the ground selection transistor GST. The memory cells MC are provided at one active pillar. The gate of the ground selection transistor GST is connected to the ground selection line GSL. The gates of the memory cells MC are connected to the word lines WL 0 to WL 3 . The gate of the string selection transistor SST is connected to the string selection line SSL. [0127] Lateral transistors may be provided in the well 103 of the substrate 101 between the first and second common source lines CSL 1 and CSL 2 . The lateral transistors may include first to fourth lateral transistors LTR 1 to LTR 4 that are connected in series. The gates of the first to fourth lateral transistors LTR 1 to LTR 4 are connected to the ground selection line GSL. That is, the ground selection transistor GST and the first to fourth lateral transistors LTR 1 to LTR 4 may share a gate. [0128] The first to third cell strings CSTR 1 to CSTR 3 may be connected to different bit lines, respectively. The first to third cell strings CSTR 1 to CSTR 3 may be provided between the first and second common source lines CSL 1 and CSL 2 . Three cell strings, for example, the first to third cell strings CSTR 1 to CSTR 3 may be connected to the string selection line SSL in common. [0129] Referring to FIGS. 17 and 18 , the sources of the first to third cell strings CSTR 1 to CSTR 3 may be connected between the first and second lateral transistors LTR 1 and LTR 2 , between the second and third lateral transistors LTR 2 and LTR 3 , and between the third and fourth lateral transistors LTR 3 and LTR 4 , respectively. The first and fourth lateral transistors LTR 1 and LTR 4 may have a first threshold voltage Vth 1 , and the second and third lateral transistors LTR 2 and LTR 3 may have a second threshold voltage Vth 2 . The second threshold voltages Vth 2 may be lower than the first threshold voltage Vth 1 . [0130] Most quantity of a current I passing through the first cell string CSTR 1 may flow to the first common source line CSL 1 through the first lateral transistor LTR 1 . The remain quantity of the current I passing through the first cell string CSTR 1 may flow to the second common source line CSL 2 through the second to fourth lateral transistors LTR 2 to LTR 4 . A current I passing through the second cell string CSTR 2 may flow to the first common source line CSL 1 through the first and second lateral transistors LTR 1 and LTR 2 , and flow to the second common source line CSL 2 through the third and fourth lateral transistors LTR 3 and LTR 4 . Most quantity of a current I passing through the third cell string CSTR 3 may flow to the second common source line CSL 2 through the fourth lateral transistor LTR 4 . The remain quantity of the current I passing through the third cell string CSTR 3 may flow to the first common source line CSL 1 through the first to third lateral transistors LTR 1 to LTR 3 . [0131] As the second threshold voltage Vth 2 is controlled to less than the first threshold voltage Vth 1 , a difference between currents I passing through the cell strings can decrease. [0132] According to another embodiment of the inventive concept, moreover, the area of a memory cell is 4.7F 2 , and thus a degree of integration can increase. According to another embodiment of the inventive concept, the number of bit lines selected by one string selection line, i.e., a page size can increase by three times compared to a typical nonvolatile memory device. Therefore, the nonvolatile memory device 300 according to another embodiment of the inventive concept can increase a programming and reading speed by three times compared to the typical nonvolatile memory device. The nonvolatile memory device 300 according to another embodiment of the inventive concept can decrease the number of control lines for controlling string selection lines by one-third compared to the typical nonvolatile memory device. [0133] FIGS. 19A and 19B illustrate an example of the nonvolatile memory device 300 according to another embodiment of the inventive concept. FIG. 19A is a cross-sectional view taken along line III-III′ of FIG. 16 . FIG. 19B is a plan view illustrating disposition of impurity regions which are doped on a well. [0134] Referring to FIGS. 19A and 19B , a substrate channel region 110 is provided in the well 103 between the first and second common source lines CSL 1 and CSL 2 . The substrate channel region 110 may include edge regions 111 that are adjacent to the first and second common source lines CSL 1 and CSL 2 and extended in the first direction, and a middle region 112 between the edge regions 111 . The edge regions 111 may be provided between the first and second common source lines CSL 1 and CSL 2 and active pillars most adjacent to the first and second common source lines CSL 1 and CSL 2 . [0135] The edge regions 111 and the middle region 112 may have the first conductive type. The edge regions 111 may have a first impurity doping concentration, and the middle region 112 may have a second impurity doping concentration lower than the first impurity doping concentration. The active pillars PL may contact the middle region 112 . [0136] FIGS. 16 , 19 A and 19 B, the first to fourth lateral transistors LTR 1 to LTR 4 using the ground selection line GSL as a gate may be provided in the substrate channel region 110 . The first and fourth lateral transistors LTR 1 and LTR 4 use the edge regions 111 as a channel. The second and third lateral transistors LTR 2 and LTR 3 use the middle region 112 as a channel. [0137] The first and fourth lateral transistors LTR 1 and LTR 4 of the edge regions 111 may have a first threshold voltage Vth 1 . The second and third lateral transistors LTR 2 and LTR 3 of the middle region 112 may have a second threshold voltage Vth 2 . The second threshold voltage Vth 2 may be lower than the first threshold voltage Vth 1 . Therefore, a first current I 1 from active pillars PL, which are separated by a first distance from the common source lines CSL 1 and CSL 2 , to a common source line just adjacent to the active pillars PL may be the substantially same as a second current I 2 from active pillars PL, which are separated by a second distance greater than the first distance from the common source lines CSL 1 and CSL 2 , to a common source line adjacent to the active pillars PL. A current from the active pillars PL to a common source line that is not just adjacent to the active pillars PL may be low by an ignorable degree. [0138] If the impurity doping concentration of the edge regions 111 is the same as that of the middle region 112 , the second current I 2 is inevitably lower than the first current I 1 . This is because a second distance from active pillars PL, which are not just adjacent to the edge regions 111 , to the common source lines CSL 1 and CSL 2 is greater than a first distance from active pillars PL just adjacent to the edge regions 111 to the common source lines CSL 1 and CSL 2 . [0139] Due to the high concentration doping of the first conductive impurities of the edge regions 111 , the current off characteristic of the ground selection line GSL is maintained, the influence of the second conductive impurity ion of the common source lines CSL 1 and CSL 2 being diffused into the middle region 112 can be reduced. Due to the low concentration doping of the first conductive impurities of the middle region 112 , a cell current dispersion between active pillars that are separated by the first distance from the common source lines and active pillars that are separated by the second distance greater than the first distance from the common source lines can decrease. [0140] FIGS. 20A and 20B illustrate another example of the nonvolatile memory device 300 according to another embodiment of the inventive concept. FIG. 20A is a cross-sectional view taken along line III-III′ of FIG. 16 . FIG. 20B is a plan view illustrating disposition of impurity regions which are doped on a well. Repetitive description on the same technical feature as that of FIGS. 19A and 19B will be omitted, and only a difference will be described below. [0141] Referring to FIGS. 20A and 20B , the edge regions 111 may have the first conductive type. The middle region 112 may have second impurity doping regions 116 having the first conductive type, and third impurity regions 117 . The edge regions 111 may have a first impurity doping concentration, and the second impurity regions 116 may have a second impurity doping concentration lower than the first impurity doping concentration. The third impurity regions 117 may have the second conductive type. On the other hand, the third impurity regions 117 may have the first conductive type, and a third impurity doping concentration lower than the second impurity doping concentration. The active pillars PL may contact the second impurity regions 116 . The second impurity regions 116 may be extended in the second direction in which the active pillars PL are arranged. The third impurity regions 117 may be provided between the second impurity regions 116 . [0142] FIGS. 16 , 20 A and 20 B, the first to fourth lateral transistors LTR 1 to LTR 4 using the ground selection line GSL as a gate may be provided in the substrate channel region 110 . The first and fourth lateral transistors LTR 1 and LTR 4 may use the edge regions 111 as a channel. The second and third lateral transistors LTR 2 and LTR 3 may use the third impurity regions 117 as a channel. [0143] The first and fourth lateral transistors LTR 1 and LTR 4 of the edge regions 111 may have a first threshold voltage Vth 1 . The second and third lateral transistor LTR 2 and LTR 3 of the middle region 112 may have a second threshold voltage Vth 2 . Based on the above-described doping profile, the second threshold voltage Vth 2 may be lower than the first threshold voltage Vth 1 . [0144] The nonvolatile memory devices according to embodiments of the inventive concept may be a NAND type flash memory device in which memory cells provided in one active pillar configure one cell string. [0145] A method of forming the nonvolatile memory device according to the above-described embodiments of the inventive concept will be described below as an example. [0146] FIGS. 21A to 21H illustrate an example of a method of forming the nonvolatile memory device according to an embodiment of the inventive concept which has been described above with reference to FIG. 7B , and are cross-sectional views corresponding to line I-I′ of FIG. 3 . [0147] Referring to FIG. 21A , a substrate 101 is provided. A well 103 may be formed by providing a first conductive impurity ion into the substrate 101 . The well 103 may be formed in an impurity ion injecting process. A first conductive impurity ion P- for controlling the threshold voltage of the lateral transistors is provided in the cell region of the well 103 at a first concentration. [0148] Referring to FIG. 21B , the first conductive impurity ion is provided in first regions 113 including a region in which the common source line of the nonvolatile memory device is formed and a region adjacent to the region, at a second concentration higher than the first concentration. The first regions 113 may be extended in the first direction. [0149] Referring to FIG. 21C , a buffer dielectric layer 121 may be formed over the substrate 101 including the well 103 . The buffer dielectric layer 121 , for example, may be a silicon oxide layer. The buffer dielectric layer 121 , for example, may be formed in a thermal oxidation process. First material layers 123 and second material layers 125 are alternately stacked on the buffer dielectric layer 121 and provided. A material of the lowermost layer contacting the buffer dielectric layer 121 may be the first material layer 123 . The material layer of the uppermost layer may be the second material layer 125 . A first material layer of the lowermost layer and a first material layer of the uppermost layer may be formed thicker than first material layers between the lowermost layer and the uppermost layer. The second material layers 125 may be insulation layers. The second material layers 125 , for example, may include silicon oxide. The first material layers 123 may include a material having wet etching characteristic different from that of the buffer dielectric layer 121 and that of the second material layers 125 . The first material layers, for example, may include silicon nitride or silicon oxynitride. The first material layers 123 and the second material layers 125 , for example, may be formed in a Chemical Vapor Deposition (CVD) process. [0150] Active pillars PL connected to the substrate 101 are formed through the buffer dielectric layer 121 , the first material layers 123 and the second material layers 125 . The active pillars PL may be arranged in a matrix type based on the first and second directions. At least three active pillars PL may be arranged in the matrix type based on the first and second directions, between the first regions 113 . [0151] A process of forming the active pillars PL will be described below as an example. Channel holes 127 are formed through the buffer dielectric layer 121 , the first material layers 123 and the second material layers 125 , and a first conductive channel semiconductor layer is formed in the channel holes 127 . In an embodiment of the inventive concept, the channel semiconductor layer is formed in order not to completely fill the channel holes 127 , but a insulating material may be formed on the channel semiconductor layer and completely fill the channel holes 127 . The channel semiconductor layer and the insulating material may be planarized, thereby exposing the first material layer of the uppermost layer. Therefore, cylinder-shaped active pillars PL having the inside filled by a filling insulation layer 129 may be formed. In another embodiment of the inventive concept, the channel semiconductor layer may be formed to fill the channel holes 127 . In this case, the filling insulation layer 129 may not be required. [0152] The upper portions of the active pillars PL may be recessed, and thus become lower than the second material layer 125 of the uppermost layer. Capping semiconductor patterns may be formed in the channel holes 127 having the recessed active pillars PL. By injecting a second conductive impurity ion into the upper portions of the capping semiconductor patterns and active pillars PL, drain regions D may be formed. [0153] Referring to FIG. 21D , grooves 131 that are separated from each other, extended in the first direction and expose the well 103 of the substrate 101 are formed by successively patterning the buffer dielectric layer 121 , the first material layers 123 and the second material layers 125 . An empty space 133 is formed by selectively removing the first material layers 123 that are exposed to the grooves 131 . The empty space 133 corresponds to a portion with the first material layers 123 removed. When the first material layers 123 include silicon nitride, the removing process may use an etching solution including phosphoric acid. The partial portions of the side walls of the active pillars PL are exposed by the empty space 133 . [0154] Referring to FIG. 21E , an information storage layer 133 is conformally formed in the empty space 133 . The information storage layer 135 may include a tunnel insulation layer contacting the active pillars PL, a charge storage layer on the tunnel insulation layer, and a blocking insulation layer on the charge storage layer (see FIG. 4 ). The tunnel insulation layer may include silicon oxide. The tunnel insulation layer may be formed by thermally oxidizing the active pillars PL that are exposed to the empty space 133 . On the other hand, the tunnel insulation layer may be formed in an Atomic Layer Deposition (ALD) process. The charge storage layer and the blocking dielectric layer may be formed in a CVD process and/or an ALD process having superior step coverage. [0155] A conductive layer filling the empty space 133 is formed on the information storage layer 135 . The conductive layer may fully of partially fill the empty space 133 . The conductive layer may be formed of at least one of silicon, tungsten, metal nitrides or metal silicides that is/are doped. The conductive layer may be formed in the ALD process. The conductive layer formed outside the empty space 133 is removed. Therefore, conductive patterns are formed in the empty space 133 . The conductive patterns may include string selection lines SSL, word lines WL 0 to WL 3 , and a ground selection line GSL. [0156] In this case, a conductive layer formed in the grooves 131 is removed, and thus the well 103 of the substrate 101 may be exposed. The second conductive impurity ion is provided in the exposed well 103 at a high concentration, and thus common source lines CSL 1 and CSL 2 may be formed. The second material layers 125 between the conductive patterns SSL, WL 0 to WL 3 and GSL may be the insulation patterns. Therefore, a substrate channel region 110 is formed in the well 103 between the common source lines CSL 1 and CSL 2 . The substrate channel region 110 includes edge regions 111 that are adjacent to the common source lines CSL 1 and CSL 2 and extended in the first direction, and a middle region 112 between the edge regions 111 . The edge regions 111 may be provided between the common source lines CSL 1 and CSL 2 and active pillars most adjacent to the common source lines CSL 1 and CSL 2 . The edge regions 111 and the middle region 112 may have the first conductive type. The edge regions 111 may have a first impurity doping concentration, and the middle region 112 may have a second impurity doping concentration lower than the first impurity doping concentration. The active pillars PL may contact the middle region 112 . [0157] Referring to FIG. 21F , an isolation pattern (not shown) filling the grooves 131 is formed. A conductive pattern SSL of the uppermost portion is patterned, and thus string selection lines SSL 1 to SSL 3 are formed. The first to third string selection lines SSL 1 to SSL 3 are electrically coupled to active pillars that are arranged in the first direction, between the first and second common source lines CSL 1 and CSL 2 . Active pillars PL aligned in the second direction may be connected to one bit line BL through the bit line contact 141 in common. [0158] FIGS. 22A to 22G illustrate another example of a method of forming the nonvolatile memory device according to an embodiment of the inventive concept which has been described above with reference to FIG. 8B , and are cross-sectional views corresponding to line I-I′ of FIG. 3 . Repetitive description on the same technical feature as that of FIGS. 21A and 21F will be omitted, and only a difference will be described below. [0159] Referring to FIG. 22A , a substrate 101 is provided. A well 103 may be formed by providing a first conductive impurity ion into the substrate 101 . The well 103 may be formed in an impurity ion injecting process. A first conductive impurity ion P- for controlling the threshold voltage of a transistor is provided in the cell region of the well 103 at a first concentration. [0160] Referring to FIGS. 22B and 22C , the first conductive impurity ion is provided in first regions 113 including a region in which the common source line of the nonvolatile memory device is formed and a region adjacent to the region, at a second concentration higher than the first concentration. The second conductive impurity ion is provided in a second region 115 other than a region in which the active pillars of the nonvolatile memory device are formed, at a high concentration. The first and second regions 113 and 115 may be extended in the first direction. [0161] Referring to FIG. 22D , a process of forming the active pillars that have been described above with reference to FIG. 21C is performed. [0162] Referring to FIGS. 22E and 22F , a process of forming the conductive patterns that have been described above with reference to FIGS. 21D to 21E is performed. The second conductive impurity ion is provided in the well 103 at a high concentration, and thus common source lines CSL 1 and CSL 2 may be formed. Edge regions 111 may have the first conductive type. The middle region 112 may have second impurity doping regions 116 having the first conductive type, and third impurity regions 117 . The edge regions 111 may have a first impurity doping concentration, and the second impurity regions 116 may have a second impurity doping concentration lower than the first impurity doping concentration. The third impurity regions 117 may have the second conductive type. On the other hand, the third impurity regions 117 may have the first conductive type, and a third impurity doping concentration lower than the second impurity doping concentration. The active pillars PL may contact the second impurity regions 116 . The second impurity regions 116 may be extended in the second direction in which the active pillars PL are arranged. The third impurity regions 117 may be provided between the second impurity regions 116 . [0163] Referring to FIG. 22G , the process that has been described above with reference to FIG. 21F , and thus string selection lines SSL 1 to SSL 3 are formed. The first to third string selection lines SSL 1 to SSL 3 are electrically coupled to active pillars PL that are arranged in the first direction, between the first and second common source lines CSL 1 and CSL 2 . Active pillars PL aligned in the second direction may be connected to one bit line BL through the bit line contact 141 in common. [0164] FIGS. 23A to 23H illustrate another example of a method of forming the nonvolatile memory device according to an embodiment of the inventive concept which has been described above with reference to FIG. 9B , and are cross-sectional views corresponding to line I-I′ of FIG. 3 . Repetitive description on the same technical feature as that of FIGS. 22A and 22F will be omitted, and only a difference will be described below. [0165] In FIG. 23C , the second conductive impurity ion is provided in a region 115 other than a region in which the active pillars of the nonvolatile memory device are formed, at a high concentration. The width of the region 115 on which the second conductive impurity ion is doped is narrower than that of FIG. 22C . [0166] The edge regions 111 may have the first conductive type. The middle region 112 may have second impurity doping regions 116 having the first conductive type, and third impurity regions 117 . The edge regions 111 may have a first impurity doping concentration, and the second impurity regions 116 may have a second impurity doping concentration lower than the first impurity doping concentration. The second impurity regions 116 may be provided to overlap with the string selection lines SSL 1 to SSL 3 . The third impurity regions 117 may be provided between the second impurity regions 116 . The third impurity regions 117 may overlap with a separated space between the string selection lines SSL 1 to SSL 3 . [0167] The method of forming the nonvolatile memory device 200 according to another embodiment of the inventive concept and the method of forming the nonvolatile memory device 300 according to another embodiment of the inventive concept may be performed in a process similar to the method of forming the nonvolatile memory device 100 according to an embodiment of the inventive concept. [0168] FIG. 24 is a block diagram illustrating a memory system 1000 which includes the above-described nonvolatile memory device, according to an embodiment of the inventive concept. [0169] Referring to FIG. 24 , a memory system 1000 according to an embodiment of the inventive concept includes a memory device 1100 and a controller 1200 . The memory device 1100 may be implemented as a nonvolatile memory device. [0170] The controller 1200 is connected to a host and the memory device 1100 . In response to a request from the host, the controller 1200 accesses the memory device 1100 . For example, the controller 1200 controls the reading, writing, erasing and background operations of the memory device 1100 . The controller 1200 provides interface between the memory device 1100 and the host. The controller 1200 drives firmware for controlling the memory device 1100 . [0171] For example, as described above with reference to FIG. 1 , the controller 1200 provides a control signal CTRL and an address ADDR to the memory device 1100 . Furthermore, the controller 1200 exchanges data DATA with the memory device 1100 . [0172] Exemplarily, the controller 1200 may further include a Random Access Memory (RAM), a processing unit, a host interface, and a memory interface. The RAM is used as at least one of a working memory of the processing unit, a cache memory between the memory device 1100 and the host, and a buffer memory between the memory device 1100 and the host. The processing unit controls the overall operation of the controller 1200 . [0173] The host interface includes a protocol for data exchange between the host and the controller 1200 . Exemplarily, the controller 1200 may communicate with external devices (for example, a host) through at least one of various interface protocols such as a Universal Serial Bus (USB) protocol, a Multimedia Card (MMC) protocol, a Peripheral Component Interconnection (PCI) protocol, a PCI-Express (PCI-E) protocol, an Advanced Technology Attachment (ATA) protocol, a Serial-ATA (SATA) protocol, a Parallel-ATA (PATA) protocol, a Small Component Small Interface (SCSI) protocol, an Enhanced Small Disk Interface (ESDI) protocol and a Integrated Drive Electronics (IDE) protocol. A memory interface interfaces with the memory device 1100 . For example, the memory interface includes a NAND interface or a NOR interface. [0174] The memory system 1000 may further include an error correction block. The error correction block detects and corrects the error of data that is read from the memory device 1100 with an Error Correction Code (ECC). For example, the error correction block is provided as the element of the controller 1200 . The error correction block may be provided as the element of the memory device 1100 . [0175] The controller 1200 and the memory device 1100 may be integrated as one semiconductor device. Exemplarily, the controller 1200 and the memory device 1100 are integrated as one semiconductor device to configure a memory card. For example, the controller 1200 and the memory device 1100 are integrated as one semiconductor device to configure a memory card such as a PC card (Personal Computer Memory Card International Association (PCMICA)), a compact flash card (CF), a smart media card (SM, SMC), a memory stick, a multimedia card (MMC, RS-MMC, MMCmicro), an SD card (SD, miniSD, microSD, SDHC) and a universal flash memory device (UFS). [0176] The controller 120 and the memory device 1100 are integrated as one semiconductor device to configure a semiconductor drive (Solid State Drive (SSD). The semiconductor drive (SSD) includes a storage unit for storing data in a semiconductor memory. When the memory system 1000 is used as the semiconductor drive (SSD), the operation speed of the host connected to the memory system 1000 is considerably improved. [0177] As another example, the memory system 1000 is provided as one of various elements of electronic devices such as computers, Ultra Mobile PCs (UMPCs), workstations, net-books, Personal Digital Assistants (PDAs), portable computers, web tablets, wireless phones, mobile phones, smart phones, e-books, Portable Multimedia Players (PMPs), portable game machines, navigation devices, black boxes, digital cameras, Digital Multimedia Broadcasting (DMB) players, digital audio recorders, digital audio players, digital picture recorders, digital picture players, digital video recorders, digital video players, devices for transmitting/receiving information at a wireless environment, one of various electronic devices configuring a home network, one of various electronic devices configuring a computer network, one of various electronic devices configuring a telematics network, RFID devices and one of various elements configuring a computing system. [0178] For example, the memory device 1100 or the memory system 1000 may be mounted as various types of packages. For example, the memory device 1100 or the memory system 1000 may be packaged in a package type such as Package on Package (PoP), Ball Grid Arrays (BGAs), Chip Scale Packages (CSPs), Plastic Leaded Chip Carrier (PLCC), Plastic Dual In-Line Package (PDIP), Die In Waffle Pack (DIWP), Die In Wafer Form (DIWF), Chip On Board (COB), Ceramic Dual In-Line Package (CERDIP), Plastic Metric Quad Flat Pack (MQFP), Thin Quad Flat Pack (TQFP), Small Outline Package (SOP), Shrink Small Outline Package (SSOP), Thin Small Outline Package (TSOP), Thin Quad Flat Pack (TQFP), System In Package (SIP), Multi Chip Package (MCP), Wafer Level Stack Package (WLSP), Die In Wafer Form (DIWF), Die On Waffle Package (DOWP), Wafer-level Fabricated Package (WFP) and Wafer-Level Processed Stack Package (WSP), thereby being mounted. [0179] FIG. 25 is a block diagram illustrating an application example of the memory system 1000 of FIG. 24 . Referring to FIG. 25 , a memory system 2000 includes a memory device 2100 and a controller 2200 . The memory device 2100 includes a plurality of nonvolatile memory chips. The plurality of nonvolatile memory chips are divided into a plurality of groups. The each group of the nonvolatile memory chips communicates with the controller 2200 through a common channel. In FIG. 25 , it is illustrated that the plurality of nonvolatile memory chips communicate with the controller 2200 through first to kth channels CH 1 to CHk. [0180] In FIG. 25 , it has been described above that the plurality of nonvolatile memory chips are connected to one channel. However, the memory system 2000 may be modified so that one nonvolatile memory chip may be connected to one channel. [0181] FIG. 26 is a block diagram illustrating a computing system 3000 including the memory system 2000 which has been described above with reference to FIG. 25 . [0182] Referring to FIG. 26 , a computing system 3000 includes a Central Processing Unit (CPU) 3100 , a RAM 3200 , a user interface 3300 , a power supply 3400 , and the memory system 2000 . [0183] The memory system 2000 is electrically connected to the CPU 3100 , the RAM 3200 , the user interface 3300 and the power supply 3400 through a system bus 3500 . Data, which is provided through the user interface 3300 or is processed by the CPU 3100 , is stored in the memory system 2000 . [0184] In FIG. 26 , it is illustrated that the memory device 2100 is connected to the system bus 3500 through the controller 2200 . However, the memory device 2100 may be directly connected to the system bus 3500 . [0185] In FIG. 26 , it is illustrated that the memory system 2000 which has been described above with reference to FIG. 25 is provided. However, the memory system 2000 may be replaced by the memory system 1000 that has been described above with reference to FIG. 24 . [0186] For example, the computing system 3000 may include all the memory systems 1000 and 2000 that have respectively been described above with reference to FIGS. 24 and 25 . [0187] According to embodiments of the inventive concept, the nonvolatile memory device can reduce the dispersion of the cell current between active pillars that is separated by the first distance from the common source lines and active pillars that is separated by the second distance from the common source lines. [0188] The above-disclosed subject matter is to be considered illustrative and not restrictive, and the appended claims are intended to cover all such modifications, enhancements, and other embodiments, which fall within the true spirit and scope of the inventive concept. Thus, to the maximum extent allowed by law, the scope of the inventive concept is to be determined by the broadest permissible interpretation of the following claims and their equivalents, and shall not be restricted or limited by the foregoing detailed description.

Description

Topics

Download Full PDF Version (Non-Commercial Use)

Patent Citations (1)

    Publication numberPublication dateAssigneeTitle
    US-2006146608-A1July 06, 2006Matrix Semiconductor, Inc.Integrated circuit including memory array incorporating multiple types of NAND string structures

NO-Patent Citations (0)

    Title

Cited By (31)

    Publication numberPublication dateAssigneeTitle
    US-2011051527-A1March 03, 2011Kabushiki Kaisha ToshibaNonvolatile semiconductor memory device
    US-2011151667-A1June 23, 2011Sung-Min Hwang, Hansoo Kim, Wonseok Cho, Jaehoon JangMethods of Manufacturing Three-Dimensional Semiconductor Devices and Related Devices
    US-2014264548-A1September 18, 2014Chang-Hyun Lee, Hyun-Jung Kim, Dong-Hoon Jang, Albert FayrushinSemiconductor Devices and Methods of Manufacturing the Same
    US-2015050790-A1February 19, 2015SK Hynix Inc.Semiconductor device and method of manufacturing the same
    US-2015084115-A1March 26, 2015SK Hynix Inc.Semiconductor device
    US-2015097222-A1April 09, 2015Do-Hyun Lee, Jae-Duk Lee, Young-woo Park, Yung-hwan SonSemiconductor device
    US-2015145015-A1May 28, 2015Yoocheol Shin, HongSoo KIM, Jaesung SIMThree-dimensional semiconductor memory device
    US-2015145021-A1May 28, 2015Byong-hyun JANG, Dong-Chul Yoo, Ki-Hyun Hwang, Phil-ouk Nam, Jae-Young AhnVertical memory devices and methods of manufacturing the same
    US-2015303209-A1October 22, 2015Jintaek Park, Yoocheol Shin, Youngwoo ParkThree-dimensional semiconductor devices including a connection region
    US-2016005753-A1January 07, 2016Etienne Nowak, Xia Zhiliang, Daesin Kim, Young-Gu Kim, Narae JeongThree Dimensional Semiconductor Memory Devices
    US-2016071871-A1March 10, 2016Kabushiki Kaisha ToshibaSemiconductor memory device and method for manufacturing same
    US-2016079273-A1March 17, 2016SK Hynix Inc.Semiconductor device
    US-2017317096-A1November 02, 2017Samsung Electronics Co., Ltd.Three-dimensional semiconductor memory device
    US-8320182-B2November 27, 2012Kabushiki Kaisha ToshibaNonvolatile semiconductor memory device
    US-8394716-B2March 12, 2013Samsung Electronics Co., Ltd.Methods of manufacturing three-dimensional semiconductor devices and related devices
    US-8797804-B2August 05, 2014Micron Technology, Inc.Vertical memory with body connection
    US-8901745-B2December 02, 2014Samsung Electronics Co., Ltd.Three-dimensional semiconductor devices
    US-9171587-B2October 27, 2015Micron Technology, Inc.Vertical memory with body connection
    US-9224723-B2December 29, 2015SK Hynix Inc.Semiconductor device
    US-9257447-B2February 09, 2016SK Hynix Inc.Semiconductor device and method of manufacturing the same
    US-9263462-B2February 16, 2016SK Hynix Inc.Semiconductor device
    US-9324727-B2April 26, 2016Samsung Electronics Co., Ltd.Memory devices having semiconductor patterns on a substrate and methods of manufacturing the same
    US-9431414-B2August 30, 2016Samsung Electronics Co., Ltd.Vertical memory devices and methods of manufacturing the same
    US-9520405-B2December 13, 2016Samsung Electronics Co., Ltd.Semiconductor device
    US-9530792-B2December 27, 2016SK Hynix Inc.Semiconductor device
    US-9530794-B2December 27, 2016Micron Technology, Inc.Apparatuses having a ferroelectric field-effect transistor memory array and related method
    US-9711520-B2July 18, 2017Samsung Electronics Co., LtdThree dimensional semiconductor memory devices
    US-9748273-B2August 29, 2017Semiconductor Energy Laboratory Co., Ltd.Semiconductor device
    US-9786684-B2October 10, 2017Micron Technology, Inc.Apparatuses having a ferroelectric field-effect transistor memory array and related method
    US-9847341-B2December 19, 2017Samsung Electronics Co., Ltd.Three-dimensional semiconductor memory device
    US-RE45972-EApril 12, 2016Kabushiki Kaisha ToshibaNonvolatile semiconductor memory device